UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

•				
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/915,437	07/26/2001	Sang Hoo Dhong	956.1061	7370
35236 7590 10/18/2007 THE CULBERTSON GROUP, P.C.		EXAMINER		
1114 LOST CF			TAT, BINH C	
SUITE 420 AUSTIN, TX 78746			ART UNIT	PAPER NUMBER
11001111, 111	707.0		2825	
•		•		
			MAIL DATE	DELIVERY MODE
			10/18/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

t	Application No.	Applicant(s)			
	09/915,437	DHONG ET AL.			
Office Action Summary	Examiner	Art Unit			
	Binh C. Tat	2825			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR RE WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFI after SIX (6) MONTHS from the mailing date of this communication - If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by st Any reply received by the Office later than three months after the m earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION R 1.136(a). In no event, however, may a reply be tire. riod will apply and will expire SIX (6) MONTHS from atute, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).			
Status					
1)⊠ Responsive to communication(s) filed on 0 2a)□ This action is FINAL. 2b)⊠ 3 3)□ Since this application is in condition for allo closed in accordance with the practice under Disposition of Claims  4)⊠ Claim(s) 1-18 is/are pending in the applicate 4a) Of the above claim(s) is/are wither displacements.	This action is non-final.  wance except for formal matters, properties of the proper				
5)⊠ Claim(s) <u>1-7</u> is/are allowed. 6)⊠ Claim(s) <u>8-13 and 15-18</u> is/are rejected. 7)⊠ Claim(s) <u>14</u> is/are objected to. 8)□ Claim(s) are subject to restriction and					
Application Papers		•			
9) The specification is objected to by the Exam 10) The drawing(s) filed on 26 July 2001 is/are: Applicant may not request that any objection to Replacement drawing sheet(s) including the cor 11) The oath or declaration is objected to by the	a)⊠ accepted or b)⊡ objected to l the drawing(s) be held in abeyance. Se rection is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:	ate			

Application/Control Number: 09/915,437

Art Unit: 2825

## **DETAILED ACTION**

1. This office action is in response to amendment filed on 08/08/07.

Claims 1-18 remain pending in the application.

## Response to Arguments

Applicant's arguments with respect to claims 1-18 have been considered but are persuasive in view of the new ground's of rejection.

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 8-13, and 15-18 are rejected under 35 U.S.C. 102(e) as being anticipated by Reddy et al., U. S. Patent No. 6637018).
- 4. As to claims 8, and 13 Reddy et al. teach a method of designing a logic circuit to provide a predetermined logical operation, the method including the steps of: (a) defining a logic synthesis block comprising a dynamic logic circuit (see fig 1a, fig 1b, fig 2, fig 5, fig 6 and col 5 lines 14 to col 7 lines 67); (b) performing logic synthesis for the predetermined logical operation to produce an intermediate circuit, the logic synthesis being performed utilizing a synthesis library constrained to the logic synthesis block (see fig 1a, fig 1b, fig 2, fig 5, fig 6 and col 4 lines 19 to col 5 lines 67, and summary).

Application/Control Number: 09/915,437

Art Unit: 2825

- 5. As to claims 9, and 15 Reddy et al. teach wherein the step of defining the logic synthesis block includes selecting the largest practical dynamic AND/OR circuit for the integrated circuit fabrication technology in which the circuit is to be implemented (see fig 4-10 col 18 lines 7 to col 21 lines 30).
- 6. As to claims 10, and 16 Reddy et al. teach wherein the logic synthesis block comprises a four high and four wide dynamic AND/OR circuit (see fig 4-10 col 18 lines 7 to col 21 lines 30, and background).
- 7. As to claims 11, and 17 Reddy et al. teach wherein the step of performing logic synthesis includes leaving the size of the devices in the logic synthesis block substantially unconstrained (see fig 3-8, col 5 line 16 to col 11 line 67).
- 8. As to claims 12, and 18 Reddy et al. teach wherein the logic synthesis block uses a single activation/reset clock signal (see fig 3-8, col 5 line 16 to col 11 line 67).

## Allowable Subject Matter

Claims 1-8, allowed.

Claim 14 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The prior art does not teach or suggest a method of designing a logic circuit to provide a predetermined logical operation, the method including the steps of: (a) defining a logic synthesis block comprising a single dynamic logic circuit; (b) performing logic synthesis for the predetermined logical operation to produce an intermediate circuit, the logic synthesis being

Application/Control Number: 09/915,437

Art Unit: 2825

performed utilizing a synthesis library constrained to the logic synthesis block; (c) eliminating

unused devices in the intermediate circuit to produce a final circuit; and (d) sizing the devices in

the final circuit.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Binh C. Tat whose telephone number is (703) 305-4855. The

examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mathew Smith can be reached on (703) 308-1323. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

· Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Binh Tat Art unit 2825 October 13, 2007

10/13/2007

THUAN V. DO
PRIMARY PATENT EXAMINER